A module named shift2 is meant to be a proper 2-stage pipeline: d loads into q0 on one clock edge, then q0's value (from the PREVIOUS cycle) loads into q1 on the next — so q1 should always show what d was two clock edges ago.
173 problems. 211 MCQs. Practice by topic or by role — both included in one purchase.
Wire gates. Test circuit behaviour.
73 problems
Write and synthesize Verilog. Inspect waveforms after simulation and the circuit after passing tests.
100 problems
Check your fundamentals. Review explanations.
211 questions
Track your solves. Pick up where you stopped.
Also included with a free account
₹399 ₹699
12 months · One-time payment
No automatic renewal.
Get VLSI Lab access →Free account required · No time limit
Courses, projects and Interview Prep are separate purchases.